A technique [l] based on scaling a filter's capacitor currents to improve the noise performance of low frequency continuous-time filters is presented. Two 100 Hz low-pass filters have been implemented: a traditional low pass filter (as reference), and a filter utilizing the above mentioned current scaling technique. The two filters utilize approximately the same silicon area. The scaled filter implements the scaling by use of a MOS based current conveyor type CCII- [2] . Measurements indicate that the current scaled filter results in a noise improvement of approximately 5.5dB over the reference filter when a class A/B biasing scheme is used in the current divider. Obtaining identical noise performance from the reference filter would require a 3.6 times larger filter capacitor. This would increase the reference filter's die area by 100%. Therefore, the current scaling technique allows filters with improved noise performance/dynamic range, given a fixed silicon area and a fixed power supply.
INTRODUCTION
Fully integrated continuous-time (C-T) low-pass filter design has always been a non-trivial task to the designer. Problems like variation of the passive components' absolute value and a limited silicon area makes it a challenge for any designer to perform a smooth silicon implementation. Presently, many techniques to solve the problems of component variation have been presented [3] .
However, given the current trend of lowering the supply voltages, new problems may arise. A lowering of the supply voltage reduces the maximum obtainable dynamic range (signal to noise ratio). It is well known that for a large number of filter topologies, the dynamic range is limited by the kT/C factor [4] -thus, the dynamic range is limited by the silicon area being allowed for capacitors in the given filter implementation.
This paper presents a technique to improve the noise performance of a filter given a fixed silicon area. The technique is based on down-scaling the current flowing into the filter's capacitor. By down-scaling the capacitor's current, the c a pacitor will appear bigger when seen from the outside. This allows smaller resistor values to be used, thus, less noise.
To illustrate the possibilities of the current scaling technique, two 100 Hz first order low-pass filters have been implemented. A reference filter utilizing a traditional topology, and a filter topology utilizing current scaling. The two filter topologies are shown in fig. 1 . Both filters utilize about the same silicon area. The current-scaler is implemented as a Current Conveyor type I1 (CCII) operated in class AB mode. Measurements indicate that the current scaled filter offers a significant improvement in the dynamic range, while maintaining a silicon area identical to the reference filter.
First the noise impact of the current scaled filter is discussed, followed by design considerations on how to implement the highest possible dynamic range. This is followed by details of the actual implementation and presentation of simulated results. Measurement results from the fabricated chips are then presented and compared to the simulated results. Finally, some concluding remarks are presented.
NOISE IMPROVEMENT BY CURRENT
The transfer function of the filters shown in Fig. 1 is given 
DOWN-SCALING
Assuming a noiseless operational amplifier, the total output noise can be determined by Equation (2) indicates the kT/C relationship -the factor of two originates from the fact that two resistors are used. As already concluded a large capacitor value is required to obtain low noise. However the chip area limits the capacitor's value. To overcome the problem of limited on-chip capacitor values, current-scaling can be utilized. If the current flowing into a capacitor is down-scaled by a factor N, then the capacitor will appear N times bigger. Current scaling can be implem'ented in the lowpass filter as shown in fig. 1 . Note that the block performing the current-scaling must have a virtual ground input in order for the filter topology to work. The introduction of the current scaler (N:l) Including the noise of the current scaler, the total input referred noise density of the topology is given by h where v : , ,~,~,~ is the noise density of the block implementing the current-scaling (referred to the filter input). Equation( 3) indicates that the noise of the current scaler must be lower than the improvement from the smaller resistor values if a total noise improvement is to be achieved.
IMPLEMENTATION, LAYOUT &
The actual implementation of the current scaler is shown in fig. 2 . The "Y" terminal being connected to virtual ground ensures the virtual ground input property of the current scaler. The major noise contributors in the given topology are the two output current mirrors [l] . In [l, 51 it is concluded that to implement a low noise current mirror, the transconductance G, of the output mirror's output transistor branches must be as small as possible (the transconductance of P4, N4 on fig. 2 ). To obtain a low output transconductance, the saturation voltage (V,,,,) of the output transistors should be as large as possible.
The maximum capacitor current I , , , , occurs for a rail to rail step response, and it is given by (see fig. 1 ).
SIMULATION (4)
The output current mirrors of the current-scaler drives a virtual ground node, so they will have half the supply across their output branches at all times. Therefore, V,,, can be chosen close to half the supply voltage for the maximum output current. Similar conclusions are valid for the remaining current mirrors in the current divider topology.
Analysis shows that if the current scaler is operated in class A ( 1~ > v), no noise improvement is obtainable
[l]. However, by choosing a lower biasing current(IB), the scaler will operate in class A/B and consequently, a lower noise in the quiescent state is achieved. The class A/B biasing scheme makes it possible to obtain a noise improvement while ensuring that the filter's large signal behavior is preserved.
The output referred noise density of one of the output current mirrors is given by h where ~2, , , ,, , is the white noise component, ii,out,f is the flicker noise component, AL and AR are the gate areas of the left (input) and right (output) branches of the output mirrors, and Kk G KF(spice)/2poCoX is a flicker noise coefficient. The two output current mirrors are sized for equal (low) transconductance.
The value of the flicker noise highly depends on transistor sizes. The flicker noise is minimized by distributing a total area optimally among the CCII-'s 8 mirror transistors using the formula presented in [l] . The shown W/L ratios in fig. 2 are based on a total gate area of 100000pm2.
LAYOUT & SIMULATION
The current-scaling filters were designed using the topology shown in fig. 1 (right) with a feedback capacitance of lOOpF and a current-scaling factor of 100 (R'=159KR). The 100 Hz reference filter was implemented with a feedback capacitance of 1OOpF and resistors of 15.9MR. Both filters use the same low noise two-stage Miller compensated BiCMOS opamp. The opamp is also used in the MOS CCII-current scaler. The process used is the HBiCMOS from Mietec ( 3 p ) offered through Eurochip (now EuroPractice)
The layout of both filters is shown in fig. 3 . It is observed that the two filters have approximately the same size. The resistors are implemented using high ohmic poly (2kR2/0), and the capacitors are of the poly/diffusion type. Simulation  Fig. 4 shows the simulated amplitude response and noise improvement in thermal (white) noise but it shows a slight increased flicker noise level. The latter originates from the flicker noise of the current mirrors. The opamp and the current mirrors were designed to have approximately the same flicker noise contribution. The current scaler is biased at 0.1% of the max. current. The obtained noise performance is summarized in table 1. Note, that the current scaled filter has a noise performance which is significantly better than the 2LT/C "limit" of the reference filter -it is even better than the kT/C "limit" of a purely passive implementation. table 1 ).
MEASUREMENTS
After fabrication the two filter topologies were measured using a +/-5V supply. Two low noise operational amplifiers (Philips NE5533AN) and a simple output stage were included to allow the filters to drive the 50R load of the instruments. Further, for the noise measurements the opamps were used to amplify the noise signal. The operational amplifiers' noise is significantly lower than that of both filters, and the used resistor values were chosen, so they would not contribute significantly to the overall noise of the test setup. Therefore, the noise contribution from the amplifiers and output stage have been ignored. Furthermore, the operational amplifiers and output stage used a voltage supply of +/-7.5V to be able to verify the large signal behavior of the filters. Figure 5 shows the measured frequency response of the two filters. As can be seen the two filters have identical cut-off frequency, and the measured performance is close to the simulated response.
6 shows the two filters' measured noise performance.
Unfortunately, the spectrum analyzer used (HP4195A) only allows measurement from lOHz and up, so the flicker noise performance of the filters has not been verified yet. However,it is clear from the measurements that the current scaled filter has a significantly better noise performance than the reference filter. Furthermore, as can be seen from the figure, the superimposed simulation results indicate that the simulated noise performance is in accordance with actual measurements, and that the noise improvement of about 5.5dB also holds for the measurements. The noise floor observed in the measurements originates from the used spectrum analyzer. 
